Локаль
Язык
- English
- русский
Валюта
- CNY-¥
- RUB-₽
Цена такой валюты может меняться в зависимости от курса только для справки
ALTERA EPM7128ELC84-12 technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.
| Свойство продукта | Значение свойства | |
|---|---|---|
| Классификация | Embedded - CPLDs (Complex Programmable Logic Devices) | |
| Марка | ALTERA | |
| Mounting Type | Surface Mount | |
| Package / Case | 84-LCC (J-Lead) | |
| Mount | Surface Mount | |
| Surface Mount | YES | |
| Number of Pins | 84Pins | |
| Supplier Device Package | 84-PLCC (29.31x29.31) | |
| Number of Terminals | 84Terminals | |
| Number of I/Os | 68I/Os | |
| Number of Macrocells | 128Macrocells | |
| RoHS | Compliant | |
| Memory Types | EEPROM | |
| Package Description | PLASTIC, LCC-84 | |
| Package Style | CHIP CARRIER | |
| Moisture Sensitivity Levels | 2 | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Equivalence Code | LDCC84,1.2SQ | |
| Supply Voltage-Nom | 5 V | |
| Reflow Temperature-Max (s) | 30 | |
| Supply Voltage-Min | 4.75 V | |
| Operating Temperature-Max | 70 °C | |
| Rohs Code | No | |
| Manufacturer Part Number | EPM7128ELC84-12 | |
| Clock Frequency-Max | 125 MHz | |
| Package Code | QCCJ | |
| Package Shape | SQUARE | |
| Manufacturer | Altera Corporation | |
| Part Life Cycle Code | Transferred | |
| Number of I/O Lines | 68I/O Lines | |
| Samacsys Description | CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 128 Macro 68 IOs | |
| Ihs Manufacturer | ALTERA CORP | |
| Supply Voltage-Max | 5.25 V | |
| Risk Rank | 4.43 | |
| Part Package Code | LCC | |
| Operating Temperature | 0°C ~ 70°C (TA) | |
| Series | MAX® 7000 | |
| Packaging | Tube | |
| JESD-609 Code | e0 | |
| Pbfree Code | No | |
| Part Status | Obsolete | |
| Terminal Finish | Tin/Lead (Sn/Pb) | |
| Max Operating Temperature | 70 °C |
| Свойство продукта | Значение свойства | |
|---|---|---|
| Min Operating Temperature | 0 °C | |
| Additional Feature | 128 MACROCELLS; CONFIGURABLE I/O OPERATION (3.3V OR 5V); 2 EXTERNAL CLOCKS; SHARED INPUT/CLOCK | |
| HTS Code | 8542.39.00.01 | |
| Subcategory | Programmable Logic Devices | |
| Technology | CMOS | |
| Terminal Position | QUAD | |
| Terminal Form | J BEND | |
| Peak Reflow Temperature (Cel) | 220 | |
| Terminal Pitch | 1.27 mm | |
| Reach Compliance Code | unknown | |
| Frequency | 125 MHz | |
| Base Part Number | EPM7128 | |
| Pin Count | 84 | |
| JESD-30 Code | S-PQCC-J84 | |
| Qualification Status | Not Qualified | |
| Operating Supply Voltage | 5 V | |
| Power Supplies | 3.3/5,5 V | |
| Temperature Grade | COMMERCIAL | |
| Programmable Type | EE PLD | |
| Max Supply Voltage | 5.25 V | |
| Min Supply Voltage | 4.75 V | |
| Propagation Delay | 12 ns | |
| Turn On Delay Time | 12 ns | |
| Organization | 0 DEDICATED INPUTS, 68 I/O | |
| Seated Height-Max | 5.08 mm | |
| Programmable Logic Type | EE PLD | |
| Number of Logic Elements/Cells | 8Logic Elements/Cells | |
| Number of Gates | 2500Gates | |
| Max Frequency | 125 MHz | |
| Number of Programmable I/O | 68Programmable I/Os | |
| Number of Logic Blocks (LABs) | 8Logic Blocks (LABs)s | |
| Speed Grade | 12 | |
| Output Function | MACROCELL | |
| Number of Macro Cells | 128Macro Cells | |
| JTAG BST | NO | |
| Voltage Supply - Internal | 4.75 V ~ 5.25 V | |
| Delay Time tpd(1) Max | 12.0ns | |
| Number of Logic Elements/Blocks | 8Logic Elements/Blocks | |
| In-System Programmable | NO | |
| Width | 29.3116 mm | |
| Length | 29.3116 mm | |
| Lead Free | Contains Lead |